Designing Multicore Microcontrollers

with some help from my friends

By Chip Gracey of Parallax, Inc.



Me after Propeller 1 was finished, working on Propeller 2 – six years ago.



You don't need fancy accreditations to design your own chips.





Everything you need to know about full-custom chip design is in these two books.



Full-custom design is nitty-gritty, lots of fun. You control EVERYTHING.



RING2 with the 2X shared-drains inverter is FASTER. It has lower parasitic capacitance per drive strength. Neat-O!



An Altera FPGA board I designed to develop Propeller 2 on sits next to a Propeller 1 Demo Board.



Would you believe this took 8 years to make? Every polygon is ours.



Jeff and I at the Micrion FIB machine. It modifies chips with an ion beam and tungsten gas – like wire cutters, wire, and solder for sub-micrometer work.

Propeller 1



Hub and Cog Interaction

Should the next Propeller be code-compatible? [Archive] - Parallax Forums - Mozilla Firefox			x
<u>File Edit View History Bookmarks Tools H</u> elp			
Should the next Propeller be code-comp			
Forums.parallax.com/archive/index.php/t-106059.html	🏠 マ 😋 🚺 マ Google	ہ 🖊 🤇	⋒
			-
Parallax Forums > General Forums > Propeller 1 Multicore Microcontroller > Should the second	he next Propeller be code-compatible?		
View Full Version : <u>Should the next Propeller be code-compatib</u>	ole?	PDA	
Pages : [1] <u>2</u> <u>3</u> <u>4</u>			
cgracey	08-28-2008,	12:34 AM	
Big question here that I didn't think I'd be asking anyone Should the next Propeller be:			
A) kept code-compatible with the current Propeller			
B) made a little different to better accommodate the expanded memory .			
In any case, the next Propeller will have 256KB+ of SRAM, analog-capable pins, many and Video, etc. These can all be cleanly implemented in ways that don't break current new pointer modes for the RDxxxx/WRxxxx instructions that can reach beyond the crequire a non-flat memory map, with the normal 32KB RAM + 32KB ROM followed by	y additional assembly instructions, impro t Spin and assembly code. For example, current 16-bit address space. Compatibili y a new 256KB RAM + 256KB ROM.	ved CTRs there are ity would	
The advantage of code-compatibility is that you get an immediate speed improvement code. Then, you can begin taking advantage of the new features. The new 256KB RA such, but not necessarily for Spin code.	nt, without having to make any changes M would be very usable for screen buffer	to your rs and	
The advantage of breaking compatibility is that you get one flat memory map that kin wouldn't need LOG and SINE tables in ROM anymore, since each cog would have its of forums.parallax.com/showthread.pho/106059-Should-the-next-Propeller-be-code-compatible	nd of clears the slate on legacy issues. W own CORDIC system. The new RAM wou s space. This would require minor changes	/e ıld be s to some	Ŧ

Early forum interaction – I asked questions about what direction to take and the users had lots of great insight on how to improve the Propeller chip.



Someone made this out of a Propeller chip.



Slot car track monitor and scoreboard.

Some are more adventurous than others.

Jeff Ledger from the forum started putting on "Unofficial Propeller Conferences".

The 1st "Unofficial Propeller Conference" was in Ohio.

What a delight to discover the Propeller had attracted all kinds of nice people. If you skimmed an embedded-systems trade show for the kindest people, here's who you'd get. How did this happen?

Was this some inadvertent filter?

Propeller 2 moves forward with 75-ohm DACs on every pin. Much more analog-friendly.

Now HDTV, thanks to input from an early Propeller Expo attendee.

Schematics. Schematics. Schematics for everything.

Layout effort is becoming overwhelming. Need to do something different!

```
70
 71
       wire postadjf
                          = state == 3'b110; // fast signal for critical path (eliminates cond qualifier)
 72
 73
       always @(posedge clk or negedge ena)
 74
       if (!ena)
 75
           state <= 3'b000;
 76
       else if (setqz || start || state[2])
 77
         state <= start ? {2'b10, qexp_i || qsincos_im_i} // start</pre>
                                                                                 --> iteratex2 or iterate if exp/sincos im
 78
                  : iteratex2 ? 3'b101
                                                                 // iteratex2
                                                                                 --> iterate
 79
                  : iterate ? last ? 3'b110 : 3'b101
                                                                // iterate
                                                                                 --> iterate or postadj if last iteration
 80
                 : postadj ? lnx && !vec ? 3'b111 : 3'b000 // postadj
                                                                                 --> postadd if exp, else done
 81
                  .
                               3'b000;
                                                                 // postadd/setqz --> done
 82
 83
 84
       // prepare log/sincos/arctan/rotate in 1st clock
 85
 86
       wire [29:0] px
                          = qsincos i ? s[29:0] : d[29:0];
                                                                                   // qsincos/qarctan/qrotate
 87
       wire [29:0] py
                        = qsincos_i ? 30'b0 : s[29:0];
                                                                                    // gsincos/garctan/grotate
 88
 89
       wire [29:0] pxn
                          = -px;
 90
       wire [29:0] pyn
                          = -py;
 91
 92
       wire [31:0] pmask = glog i ? {1'b0, d[31:1]}
                                                                                    // glog
 93
      {1'b0, (px[29] ? pxn[28:0] : px[28:0]) |
                          :
                                                                                    // qsincos/qarctan/qrotate
 94
                                            (py[29] ? pyn[28:0] : py[28:0]), 2'b11};
 95
       wire [5:0] pmag;
 96
 97
                         (.d(pmask), .q(pmag));
                                                                                    // encode magnitude
       mnc mnc
 98
 99
       wire [31:0] zr
                       = qrotate i ? z[31:0] : d;
                                                                                    // gsincos/grotate
100
101
                          = !m && (garctan i ? d[29] : ^zr[31:30]);
                                                                                    // gsincos/garctan/grotate
       wire negxy
102
103
       wire [29:0] pxp
                          = negxy ? pxn : px;
                                                                                    // gsincos/garctan/grotate
104
       wire [29:0] pyp
                          = negxy ? pyn : py;
                                                                                    // note: zr -> z[31:0], pxp -> x[29:0], pyp -> y[29:0]
105
106
       wire [4:0] limx
107
                          = |i
                                                 ? i
                                                                                    // iteration override
                           : qlog i || qexp i
108
                                               ? 5'b11111
                                                                                    // qlog/qexp
109
                          : qsincos im i
                                                 ? s[4:0]
                                                                                    // qsincos im
110
                                                 pmag[4:0];
                                                                                    // gsincos/garctan/grotate
111
112
       wire [4:0] sarx
                          = qexp i
                                                 ? ~d[31:27]
                                                                                    // gexp
113
                           : qsincos im i
                                                 ? ~s[4:0]
                                                                                    // qsincos im
114
                           .
                                                   ~pmag[4:0];
                                                                                    // qlog/qsincos/qarctan/qrotate
115
116
       always @(posedge clk)
117
      if (start)
118
     Begin
119
           lnx <= qlog i || qexp i;</pre>
120
           hyp <= qlog i || gexp i || m;
121
           vec <= qlog_i || qarctan_i;</pre>
122
           arx <= d[29];
```

Verilog and synthesis are the way out of the schematic/layout trap.

8 cogs find their own area within the place-and-route tool.

Our full-custom layout with a big hole in the middle for the blob of 500,000 synthesized gates. Nobody could route such a rat's nest on his own. The 3,700 signal connections to our custom layout, plus over 2,000 power connections would be the trivial part.

Lots of presenters at a Parallax Expo. Propeller 2 is four years late. Everyone had a great time.

My dad and Bill Henning at a Propeller Expo.

Gatling paintball gun controlled by a Propeller, made by a special-effects artist.

🥑 General Forums - Mozilla	a Firefox						x
<u>File Edit View History</u> General Forums	Bookmarks Tools Help +						
e of forums.parallax.co	om/forumdisplay.php/41-General-Forums		☆ ⊽	C S - Google	٩	ŧ	⋒
Forum: O	General Forums						*
Sub-For	ums			Last Post			
	General Discussion (85 Viewing) Primarily for questions regarding any Parallax product or general programming needs, and also friendly chatter.	0	Threads: 13,119 Posts: 136,200	If you were the CEO of Radio Shack, by mindrobots Today, 11:30 AM			
	Propeller 1 Multicore Microcontroller (86 Viewing) Propeller 1 discussion for all applications, hobby or commercial.	0	Threads: 22,538 Posts: 288,313	What would you want in a new P8X32B ? by Tracy Allen Today, 11:28 AM			
	Propeller GCC Beta (5 Viewing) The Beta Test forum for GCC Development for the Propeller Microcontroller.	0	Threads: 363 Posts: 4,285	Code breaks w/ gcc from SimpleIDE 0.8.5 by SwimDude0614 Today, 11:25 AM			
P	Propeller GCC Alpha Test Forum The Alpha Test forum for GCC Development for the Propeller Microcontroller.		Threads: 195 Posts: 2,547	Question about GCC code generation by Kye 06-23-2012, 09:47 AM			
	Propeller 2 Multicore Microcontroller (17 Viewing) Primary purpose is for early adopters of Propeller 2 who run the core in FPGAs, for the creation of programming tools, and for documentation development.	٢	Threads: 160 Posts: 7,864	Need a little help with Open Hardware by potatohead Today, 11:31 AM			
13	BASIC Stamp (21 Viewing) Project ideas, support and related topics for the Parallax BASIC Stamp.	0	Threads: 17,811 Posts:	Urgent pwm help D by Mike Green			Ŧ

288,000 posts on the main Propeller forum. 7,800 on the early-adopter Propeller 2 forum.

Expensive, but *FAST*, Altera board - \$2495 (that Stratix III chip sells for over \$3000!?!) This is what I was using. We had to buy a new one each year to keep Quartus II current.

New Terasic Altera Cyclone IV boards - \$595 (5 cogs) or \$79 (1 cog). Everybody can play with Propeller 2 now, before the silicon is done!

🥹 Propeller 2 Multicore Microcontroller - Mozilla Firefox	
<u>File Edit View History Bookmarks Iools H</u> elp	
Propeller 2 Multicore Microcontroller	
🗲 🕙 forums.parallax.com/forumdisplay.php/97-Propeller-2-Multicore-Microcontroller?s=&pp=20&daysprune=-1&sort=last 🏫 🛡 C 🔡 🛪 Google	۶ 🖡 🏫
Page 1 of 8 1 2 3 4 5 Forum: Propeller 2 Multicore Microcontroller Primary purpose is for early adopters of Propeller 2 who run the core in FPGAs, for the creation of programming tools, and for documentation development	Last >> 20 of 159
Forum Tools Search	⊨ Forum ▼
Title / Thread Starter Replies / Last Post By ▼ Views	
Image: Sticky: Propeller II: Emulation of the P2 on DE0-NANOReplies: 570Tubular 07-30-2013, 07:55 F& DE2-115 FPGA boards570Views: 32,841Views: 32,841	2M 🚥
Image: Need a little help with Open Hardware Conference materialReplies: 50jazzedStarted by cgracey, Yesterday 02:55 PM122Views: 755Today, 11:35 AM	
Image: Started by Peter Jakacki, Yesterday 06:47 PM Replies: 13 jac_goudsmit Today, 05:32 AM Today, 05:32 AM	
Image: Started by Beau Schwabe (Parallax), 09-10-2010 09:08 AM Replies: 2,291 Started by Beau Schwabe (Parallax), 09-10-2010 09:08 AM Views: 2,291 Views: Today, 04:31 AM Today, 04:31 AM	
PROP2 Invaders - 1 Cog * * * * * * Replies: 35 potatohead Started by ozpropdev, 08-24-2013 04:40 AM 1 2 2 0 Niews: 1,615	•

2,291 posts into the "Propeller II update – BLOG" with 282,725 views!

SOME PROPELLER 2 CHIP FEATURES RESULTING FROM FORUM INTERACTION

Code protection using SHA-256/HMAC – open standard which is considered secure (Pedward)

Texture mapping for perspective-correct, lighted, blended polygons - 3D graphics!!! (Andre LaMothe and Roy Eltham)

Multithreading – each cog can now run 4 different programs simultaneously. (Heater, Bill Henning, Ariba, and others)

Friendly boot monitor - no need for a development system if you just want to load some code or poke around. (Potatohead, others)

The dreaded code-protect issue finally gets solved, elegantly!

Security bits are clear. Welcome, Everyone!

You'll have to sign your loader if you want to mess with those bits, Sir. Bits are set! You'll get nowhere without a proper signature.

📄 12-10-2012, 12:26 PM

Ariba 🔍

Posts: 1,530

Re: LMM2 - Propeller 2 LMM experiments

I've tried a few hours, with all variations, but can't get the QUAD-LMM code to work. Here is the simplest version:

Code:

' Quad	LMM	
DAT		
	org Ø	
	mov pc,start	
lmm	reps #511,#6	
	setquad #insl	
	rdquad pc	
insl	nop	quad aligned
	nop	
	nop	
	nop	
	add pc,#16	
	jmp #lmm	after 511 repeats

📄 12-10-2012, 09:39 PM

cgracey o

Location: California Posts: 2,001

Re: LMM2 - Propeller 2 LMM experiments

I see the problem in the Verilog code now. I'm using an address to compare that is not aligned with the proper pipeline stage.

I'm going to fix this and post new files for the Terasic boards. It's going to take three days of synthesis/layout/verification to fix this. Better now than later.

Thanks for discovering this, Bill, Ariba, and any others who've worked on this!

C Reply With Quote

Nasty bug gets discovered and fixed right before a tape-out. Notice that 48 posts occurred in 9 hours between discovering and identifying the bug. Whew!

#80

08-11-2012, 09:35 AM

Location: California Posts: 2,001

Re: Propeller II

Criginally Posted by Heater. 🔟

Chip,

I cannot see the complete code on my phone here but that tasksw looks really sweet. Now that you have a context switching mechanism is there a simple way to get task switch to happen automatically on every instruction? So two tasks would be able to run at half normal rate each. No overhead of having to read and execute a tasksw instruction. To keep it simple there would be no priority mechanism.

In fact it would be nice for the task switch to happen after every instruction time even if the instruction has not finished. Then multiple tasks could be waiting on different events, pin or time or vid.

I wish I had thought about this earlier, because it might have been somewhat trivial to have an array of 8 program counters and z/c flags that could be switched among. Man, that's pretty compelling! Ask yourself this: if instructions floated through the pipeline that each represented a different pc/z/c, would it matter, as long as appropriate pc/z/c's were updated at the end of each instruction? Would the registers care? I don't think so, but it would take a little consideration to know for sure.

As TASKSW works right now, it's actually a JMPRET instruction, so it takes 4 clocks (1 to execute plus 3 to reload the pipeline).

Beply With Quote

08-28-2	012, 10:32 PM	#1244
cgracey o		🗎 Re: Propeller II
STAFF		The time slicing is now working in the Prop II. Here is some code and a screenshot of it running at 200MHz. Note that when all four tasks are running, jumps only take one clock, as there's no same-thread instructions in the pipeline to cancel. In this example, each task loops every 8 clocks. Were any of these tasks to run solely, they would take 5 clocks (1 for the NOTP and 4 for the JMP). This way, they take just two clocks each.
		Code:
	1 A	PUB go
Location: Calit Posts: 2,00	California	coginit(0,@tasks,0)
	2,001	DAT

Thanks to Heater, each cog in the Propeller 2 is now multi-tasking. I was so excited when he thought of this. I worked like mad and 17 days and 964 posts later, it was implemented.

📄 07-02-2013, 04:40 AM

cgracey O

STAFF

Location: California Posts: 2,001

Re: Propeller II update - BLOG

🕄 Originally Posted by Ariba 🔟

With an XOR instruction it should be possible to change a field of bits to any state you wish with an atomic instruction:. Example:

Code:

```
outa[9..3] := $55
mov bits,#$55
mov mask,#%1111111
shl bits,#3
shl mask,#3
mov tmp,outa
xor tmp,bits
and tmp,mask
xor outa,tmp 'atomic modify
```

As long as the concurrent PASM code does not change bits 3..9 of outa this should work.

Andy

Wow!!! That's a great idea. As long as the Spin code and concurrent PASM code don't mess with each other's pins, there would be no conflict. Problem solved. And no need for new instructions!

Thanks for thinking about this, Andy.

I'll have to make shadow registers for not just PINx, but DIRx, as well.

P Reply With Quote

Atomic XOR makes Spin/PASM multitasking compatible. This saved the day.

#2002

Ozpropdev made a Space Invaders game on the 1-cog DEO-Nano board.

This is 1/8th of a Propeller 2 running at 3/8ths speed. It even has a background serial monitor.

Too bad we can't go back to 1978 with a bunch of Propeller chips.

Here is an original Space Invaders motherboard setup.

Here's a collage of most of the avatars of the forum members who've been formative in the Propeller 2's development. They are from all over the world.

It's said that a camel is a horse designed by committee.

How to wind up with a horse, after all:

- You need a grounded, gut sensitivity about what you are doing. It develops over *much* time, if you really care.
- You need autonomy to operate. You have to forge that yourself, which usually means working alone, or expecting to.
- Work within a sphere in which you *can* have control, even if it's quite limited.
- Others of like mind will eventually join you and you will be able to happily collaborate, without dread of compromise, as you are both free agents. Any less freedom could only produce a donkey. Look at that horse!

The new Propeller 2 wafers are back, getting packaged. We hope they're good.

New Propeller 2 die under a microscope.

If the new wafers are good, we'll have lots of these, at last. Seems a little anticlimactic, doesn't it?

This is pretty much what a Propeller chip is all about – it's a handy workshop in which you can build amazing things. I'm really looking forward to getting in there!

THE END

Thank you!